



Reverse Engineering Flash Memory for Fun and Benefit

Jeong Wook (Matt) Oh / 2014


oh@hp.com

oh.jeongwook@gmail.com

NAND Flash Memory is everywhere

NAND Flash is used in:


- USB Sticks
- Phones
- Cameras
- Embedded devices
- Smart appliances
- IoT
- ...




Even in the POS devices at the grocery store...



The targeted device



CPU: ARM (S3C2410AL-20)



DRAMs

NAND Flash
Memory





NAND Flash memory pins and names



De-soldering




Failed attempt – want to avoid de-soldering?



Pins essential to advanced operations are missing and other chips on the board may be woken up by the electric current supplied by the external device:

- This interferes with our custom operations

Failed attempt – want to use de-solder wire?



It's tough to remove after de-soldering


Equipment & supplies



Use an SMT Rework station with a hot air blower:

- The solder alloy melts at around 180 to 190°C (360 and 370°F), but I recommend setting the temperature higher
- Use insulation tape to minimize heat damage

De-soldering



Apply heat over the pin area

- It usually takes 1 to 2 minutes to fully de-solder the chip

Too much heat?




Demo: The de-soldering process




FTDI FT2232H & NAND Flash Memory



Failed attempt – modding an SD reader



FTDI FT2232H breakout board




A chip for USB communication

- Provides USB 2.0 Hi-Speed (480Mb/s) to UART/FIFO IC

Note: Put female pin headers on each port extension

FTDI FT2232H breakout board



MCU Host Bus Emulation Mode

FTDI FT2232H supports multiple modes

- Use 'MCU Host Bus Emulation Mode' for this case

The FTDI chip emulates an 8048/8051 MCU host bus



FT2232H commands

Commands	Operation	Address
0x90	Read	8bit address
0x91	Read	16bit address
0x92	Write	8bit address
0x93	Write	16bit address
0x82	Set	High byte (BDBUS6, 7)
0x83	Read	High byte (BDBUS6, 7)


By sending commands and retrieving results, the software reads or writes bits through I/O lines.

- See FTDI's [note](#) for more detail



Connection between FT2232H and NAND Flash Memory

The connections are mostly based on information from SpriteMod , but there is a slight modification between BDBUS6 and the CE (9) connection.



Data lines

FT2232H	Use	NAND Flash	Pin number	Description
ADBUS0	Bit0	I/00	29	DATA INPUT/OUTPUT Input command, address and data Output data during read operations
ADBUS1	Bit1	I/01	30	
ADBUS2	Bit2	I/02	31	
ADBUS3	Bit3	I/03	32	
ADBUS4	Bit4	I/04	41	
ADBUS5	Bit5	I/05	42	
ADBUS6	Bit6	I/06	43	
ADBUS7	Bit7	I/07	44	

Low byte

- 0x90,0x91,0x92,0x93 commands can be used to set values



Data control lines

FT232H	Use	NAND Flash	Pin number	Description
ACBUS5	Bit13	WP	19	WRITE PROTECT Write operations fail when this is not high
ACBUS6	Bit14	CLE	16	COMMAND LATCH ENABLE When this is high, commands are latched into the command register through the I/O ports
ACBUS7	Bit15	ALE	17	ADDRESS LATCH ENABLE When this is high, addresses are latched into the address registers

High byte

- 0x91, 0x93 can be used to set values



I/O and strobe lines

FT2232H	Use	NAND Flash	Pin number	Description
BDBUS6	I/O0	CE	9	CHIP ENABLE Low state means the chip is enabled.
BDBUS7	I/O1	RB	7	READY/BUSY OUTPUT This pin indicates the status of the device operation. Low=busy, High=ready.
BDBUS2	Serial Data In (RD#)	RE	8	READ ENABLE Serial data-out control. Enable reading data from the device.
BDBUS3	Serial Signal Out (WR#)	WE	18	WRITE ENABLE Commands, addresses and data are latched on the rising edge of the WE pulse.

- BDBUS6 (I/O0), BDBUS7 (I/O1) is controlled by the 0x83, 0x82 command
- RD#, WR# is connected to the RE, WE pin on NAND Flash




Power lines

	Use	NAND Flash	Pin number	Description
3v3	POWER	3v3	12	POWER
GND	GROUND	GND	13	GROUND
3v3	POWER	3v3	36	POWER
GND	GROUND	GND	37	GROUND

- Power lines



Read operation example



- CLE and ALE go high - the controller is sending commands and addresses
- The RE changes phases when page data is read from the NAND Flash chip
- The R/B line goes low during the busy state and back up to high when the NAND chip is ready

Basic command sets for usual NAND Flash memory (small blocks)

Function	1 st cycle	2 nd cycle
Read 1	00h/01h	-
Read 2	50h	-
Read ID	90h	-
Page Program	80h	10h
Block Erase	60h	D0h
Read Status	70h	

There are more complicated commands available depending on the chipsets.

- The pins and other descriptions presented here are mostly focused on small block NAND Flash models (512 bytes of data with 16 bytes OOB)
- The model with a large block size uses a different set of commands, but the principle is the same



Read operation

To read a page, it uses the Read 1 (00h, 01h) and Read 2 (50h) functions

To read a full page with OOB data from small block Flash memory, you need to read it 3 times:

- The 00h command is used to read the first half of the page data (A area)
- The 01h command is used to read the second half of the page data (B area)
- Finally, the 50h command is used to retrieve the OOB of the page (spare C area)



Read operation

CLE	1	0		
ALE	0	1	0	
R/B	1 (Ready)		R/B=0 (busy)	1 (Ready)
RE	1			Falling for each bytes
WE	Rising for each bytes		1	
I/O0~7	00h/01h /50h	Start Address A0 – A7 A9 – A25		Data Output


- CLE is set to high (1) when commands (00h, 01h, 50h) are passed
- ALE is set to high (1) when addresses are transferred
- R/B pin is set to low (0) when the chip is busy preparing the data

RE and WE are used to indicate the readiness of the data operation on the I/O lines:

- When the WE signal is rising, new bytes (command and address in this case) are sent to the I/O pins
- When the RE signal is falling, new bytes come from the NAND Flash memory chip if any data is available



Reading data




1. First, the WE and CLE logic changes to send commands.
2. Next, the WE and ALE changes state to send addresses.
3. Finally, RE is used to signal the reading of each byte.





Reading a small block page

- NAND_CMD_READ0 (00h)
- NAND_CMD_READ1 (01h)
- NAND_CMD_READOOB (50h)





TSOP48 socket



Place your NAND Flash chip inside the TSOP48 socket:

- This socket is very useful
- Use it to directly interact with the extended pins and avoid touching and possibly damaging any Flash memory chip pins

NAND Flash reader/writer



You need an FTDI FT2232H breakout board, a USB cable, a TSOP48 socket and wires

DumpFlash – enhanced Flash reader/writer software

DumpFlash – Python implementation of Flash reader/writer software

- <https://github.com/ohjeongwook/DumpFlash>
- Python implementation of original SpirteMod code and more
- Read/Write support
- Flash image manipulation tool (ECC, Bad block check)
- Fast sequential row read mode support
- More experimental code coming
- Automatic U-Boot image extraction
- JFFS2 parsing and extraction
- Uses enhanced schematics

Install prerequisite packages like pyftdi and libusbx.

- Pyftdi: a python wrapper around the FTDI library
- Libusbx: a library that provides USB level access to user applications



DumpFlash: Show basic information

```
C:\mat\Analysis\NAND Flash\DumpFlash>c:\python27\python DumpFlash.py -i
Name:          NAND 64MiB 3,3U 8-bit
ID:            0x76
Page size:     0x200
OOB size:      0x10
Page count:    0x20000
Size:          0x40
Erase size:    0x4000
Options:       0
Address cycle: 4
Manufacturer:  Samsung
```

With everything set up, you can query basic Flash information using the `-i` option



DumpFlash: Read data

```
C:\mat\Analysis\NAND Flash\DumpFlash>c:\python27\python DumpFlash.py -r flash.dmp
Reading page: 436/131073 (58149 bytes/sec)
```

You can also read raw data with the `-r` option.
It takes time to retrieve all the data depending on the size of the memory.



DumpFlash: Read data in sequential row read mode

```
C:\mat\Analysis\NAND Flash\DumpFlash>c:\python27\python DumpFlash.py -r -s flash.dmp  
Reading page: 1376/131071 <231092 bytes/sec>
```

DumpFlash supports sequential row read mode.
Specify the `-s` option and it increases reading performance.
Reading is 5-6 times faster than in normal page-by-page mode.



Demo: DumpFlash in action

Basic DumpFlash operations



Write operation pin states

CLE	1	0			1		
ALE	0	1	0				
R/B	1 (Ready)				R/B=0 (busy)	1 (Ready)	
RE	1					Falling	
WE	Rising for each bytes				1	Rising	1
I/O0~7	80h	Address Input A0 – A7 A9 – A25	Page + OOB data	10h		70h	I/O0=status

The writing operation is done through sequence-in command (80h) and program command (10h):

- The read status command (70h) is used to retrieve the result of the write operation
- If I/O0 is 0, the operation was successful



Writing a small block page with spare C area

```
435 self.sendCmd(self.NAND_CMD_READ0)
436 self.sendCmd(self.NAND_CMD_SEQIN)
437 self.waitReady()
438 self.sendAddr(pageno<<8,self.AddrCycles)
439 self.waitReady()
440 self.writeData(data[0:256])
441 self.sendCmd(self.NAND_CMD_PAGEPROG)
442 err=self.Status()
443 if err&self.NAND_STATUS_FAIL:
444     return err
445
446 self.sendCmd(self.NAND_CMD_READ1)
447 self.sendCmd(self.NAND_CMD_SEQIN)
448 self.waitReady()
449 self.sendAddr(pageno<<8,self.AddrCycles)
450 self.waitReady()
451 self.writeData(data[self.PageSize/2:self.PageSize])
452 self.sendCmd(self.NAND_CMD_PAGEPROG)
453 err=self.Status()
454 if err&self.NAND_STATUS_FAIL:
455     return err
456
457 self.sendCmd(self.NAND_CMD_READOOB)
458 self.sendCmd(self.NAND_CMD_SEQIN)
459 self.waitReady()
460 self.sendAddr(pageno<<8,self.AddrCycles)
461 self.waitReady()
462 self.writeData(data[self.PageSize:self.PageSize+self.OOBSize])
463 self.sendCmd(self.NAND_CMD_PAGEPROG)
464 err=self.Status()
465 if err&self.NAND_STATUS_FAIL:
466     return err
```


Write A area (0-255)

Write B area (256-511)

Write spare C area (512-527)



Writing data



After the command and address are sent, WE fluctuates repeatedly to send bytes

Working with a bare metal image



Page+OOB

Offset (h)	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	
00000000	0F	00	00	EA	18	F0	9F	E5	18	F0	9F	E5	18	F0	9F	E5	...é.óYá.óYá.óYá
00000010	18	F0	9F	E5	18	F0	9F	E5	18	F0	9F	E5	18	F0	9F	E5	.óYá.óYá.óYá.óYá
00000020	18	F0	9F	E5	C0	02	00	00	C0	02	00	00	C0	02	00	00	.óYáá...á...á...
00000030	C0	02	00	00	C0	02	00	00	C0	02	00	00	C0	02	00	00	á...á...á...á...
00000040	7C	01	00	00	53	04	A0	E3	00	10	A0	E3	00	10	80	E5	...S. á. á..eá
00000050	34	01	9F	E5	00	10	E0	E3	00	10	80	E5	2C	01	9F	E5	4.Yá..aá..eá..Yá
00000060	2C	11	9F	E5	00	10	80	E5	28	01	9F	E5	28	11	9F	E5	..Yá..eá(.Yá(.Yá
00000070	00	10	80	E5	24	01	9F	E5	24	11	9F	E5	00	10	80	E5	..eás.Yás.Yá..eá
00000080	01	1C	A0	E3	01	10	51	E2	FD	FF	FF	1A	14	01	9F	E5	.. á..Qóýýý...Yá
00000090	00	10	90	E5	A1	26	A0	E1	03	50	02	E2	00	00	55	E3	...á;ç á.P.á..Uá
000000A0	05	00	00	0A	01	00	55	E3	05	00	00	0A	02	00	55	E3Uá.....Uá
000000B0	05	00	00	0A	F0	40	9F	E5	05	00	00	EA	EC	40	9F	E5	...óóYá...éiøYá
000000C0	03	00	00	EA	E8	40	9F	E5	01	00	00	EA	E4	40	9F	E5	...ééøYá...ééøYá
000000D0	FF	FF	FF	EA	BC	00	9F	E5	DC	10	9F	E5	00	10	80	E5	yyyéç.YáU.Yá..eá
000000E0	C0	00	9F	E5	02	19	A0	E3	00	10	80	E5	CC	00	9F	E5	á.Yá.. á..eáI.Yá
000000F0	03	10	A0	E3	00	10	80	E5	13	03	A0	E3	FF	14	E0	E3	.. á..eá.. äy.aá
00000100	00	10	80	E5	B8	00	9F	E5	B8	10	9F	E5	00	10	80	E5	..eá..Yá..Yá..eá
00000110	B4	10	9F	E5	00	A0	91	E5	02	00	1A	E3	06	00	00	1A	..Yá..`á...á....
00000120	04	00	A0	E1	12	13	A0	E3	34	20	80	E2	04	30	90	E4	.. á.. á4 eá.O.á
00000130	04	30	B1	E4	00	00	52	E1	FB	FF	FF	1A	02	00	1A	E3	.O.á..Ráúýý...á
00000140	58	00	00	0A	84	10	9F	E5	00	00	91	E5	0E	08	C0	E3	X...Yá..`á..lá
00000150	00	00	B1	E5	04	00	A0	E1	12	13	A0	E3	34	20	80	E2	...á.. á.. á4 eá
00000160	04	30	90	E4	04	30	81	E4	00	00	52	E1	FB	FF	FF	1A	.O.á.O.á..Ráúýý.
00000170	FE	10	A0	E3	01	10	51	E2	FD	FF	FF	1A	50	10	9F	E5	p. á..Qóýýý.P.Yá
00000180	00	60	91	E5	06	F0	A0	E1	00	00	A0	E1	08	00	00	4A	..`á.ó á.. á...J
00000190	1C	00	00	4A	FF	03	00	00	60	00	00	56	00	FF	50	41	...Jý...`V.YPA
000001A0	68	00	00	56	98	9F	00	00	64	00	00	56	D8	01	00	00	h..V`V`.d.V0...
000001B0	40	02	00	00	0C	02	00	00	74	02	00	00	00	FF	50	55	ø.....t...ýPU
000001C0	14	00	00	4C	04	00	00	4C	11	C0	05	00	B4	00	00	56	...L...L.á..`V
000001D0	80	00	00	56	B8	00	00	56	20	99	11	22	00	07	00	00	e..V...V`V`".....
000001E0	00	07	00	00	F0	7F	00	00	4C	1F	00	00	00	07	00	00	...ó...L.....
000001F0	00	07	00	00	09	80	01	00	05	80	01	00	E9	01	9E	00é...é..é.ž.
00000200	9A	AA	96	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	š*-yyyyyyyyyyyyyy

Data

OOB Area

ECC

Bad Block Marker



ECC (Error Correction Code)

Failures occur with data on memory:

- A checksum can be useful to detect these errors

ECC (Error Correction Code) is a way to correct one bit of failure from a page:


- Besides detecting errors, ECC can correct them too (if they are minor)
- Uses the concept of Hamming code

Modern Flash memories use various ECC algorithms that have their roots in Hamming code:

- Even similar chipsets from the same vendor may have slightly different ECC algorithms
- Differences are generally minor (tweaks of XOR or shifting orders or methods)
- You need to figure out the correct algorithm to verify the validity of each page and to generate ECC



ECC calculation table



Example - P8' calculation



P8' checksum is calculated by XOR-ing all the bits in red



Example - P16' calculation



- Uses bits from byte[0], bytes[1], byte[4], byte[5] and so on until byte[508] and byte[509] for checksum calculation
- Other column checksums like P8, P16', P16, P32', P32, P2048' and P2048 are calculated in the same manner



Code for calculating row checksums

```
86     if i & 0x01 == 0x01:
87         p8 = xor_bit ^ p8
88     else:
89         p8_ = xor_bit ^ p8_
90
91     if i & 0x02 == 0x02:
92         p16 = xor_bit ^ p16
93     else:
94         p16_ = xor_bit ^ p16_
95
96     if i & 0x04 == 0x04:
97         p32 = xor_bit ^ p32
98     else:
99         p32_ = xor_bit ^ p32_
100
101     if i & 0x08 == 0x08:
102         p64 = xor_bit ^ p64
103     else:
104         p64_ = xor_bit ^ p64_
105
106     if i & 0x10 == 0x10:
107         p128 = xor_bit ^ p128
```

```
108     else:
109         p128_ = xor_bit ^ p128_
110
111     if i & 0x20 == 0x20:
112         p256 = xor_bit ^ p256
113     else:
114         p256_ = xor_bit ^ p256_
115
116     if i & 0x40 == 0x40:
117         p512 = xor_bit ^ p512
118     else:
119         p512_ = xor_bit ^ p512_
120
121     if i & 0x80 == 0x80:
122         p1024 = xor_bit ^ p1024
123     else:
124         p1024_ = xor_bit ^ p1024_
125
126     if i & 0x100 == 0x100:
127         p2048 = xor_bit ^ p2048
128     else:
129         p2048_ = xor_bit ^ p2048_
```




Example - P2 calculation

byte[0]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
byte[1]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
byte[2]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
byte[3]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

...

...

byte[508]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
byte[509]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
byte[510]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
byte[511]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0



The column checksums are calculated over the same bit locations over all the bytes in the page

The picture shows how P2 can be calculated by taking bits 2,3,6,7 from each byte



Row checksum calculation code

```
131      p1 = bit7 ^ bit5 ^ bit3 ^ bit1 ^ p1
132      p1_ = bit6 ^ bit4 ^ bit2 ^ bit0 ^ p1_
133      p2 = bit7 ^ bit6 ^ bit3 ^ bit2 ^ p2
134      p2_ = bit5 ^ bit4 ^ bit1 ^ bit0 ^ p2_
135      p4 = bit7 ^ bit6 ^ bit5 ^ bit4 ^ p4
136      p4_ = bit3 ^ bit2 ^ bit1 ^ bit0 ^ p4_
```



ECC calculation code

```
138     ecc0 = (p64 << 7) + (p64_ << 6) + (p32 << 5) + (p32_ << 4) + (p16 << 3) + (p16_ << 2) + (
        p8 << 1) + ( p8_ << 0)
139     ecc1 = (p1024 << 7) + (p1024_ << 6) + (p512 << 5) + (p512_ << 4) + (p256 << 3) + (p256_ <
        < 2) + (p128 << 1) + (p128_ << 0)
140     ecc2 = (p4 << 7) + (p4_ << 6) + (p2 << 5) + (p2_ << 4) + (p1 << 3) + (p1_ << 2) + (p2048
        << 1) + (p2048_ << 0)
```

You need to calculate 3 ECC values based on the checksums calculated

The row and column checksum methods are very similar for different NAND Flash memory models, but ECC calculations tend to be slightly different across different models



Bad blocks

- The notion of ‘bad blocks’ is a very generic concept that is also used with hard disk technology
- With Flash memory, if errors are more than the ECC can handle, the entire block is marked as bad
- Bad blocks are isolated from other blocks and are no longer used
- According to the ONFI standard, the first or last pages are used for marking bad blocks



Example bad block check routine

Some vendors use their own scheme for marking bad blocks:

- Ex) If the 6th byte from the OOB data of the first or second page for each block has non FFh values, it is recognized as a bad block (Samsung and Micron).

```
304     def IsBadBlock(self, block):
305         for page in range(0,2,1):
306             block_offset = (block * self.BlockSize ) + (page * (self.PageSize + self.OOBSize))
307             self.fd.seek( block_offset + self.PageSize + 5 )
308             bad_block_byte = self.fd.read(1)
309
310             if not bad_block_byte:
311                 return self.ERROR
312
313             if bad_block_byte == '\xff':
314                 return self.CLEAN_BLOCK
315
316         return self.BAD_BLOCK
```



How a bad block is marked

```
C:\mat\Analysis\NAND Flash\DumpFlash>c:\python27\python DumpFlash.py -B
Checking Bad Blocks 9% block: 400/4096
Bad block: 400 (at physical offset 0x672000)
Checking Bad Blocks 19% block: 780/4096
Bad block: 780 (at physical offset 0xc91800)
Checking Bad Blocks 36% block: 1504/4096
```

```
03A5CB90 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF YYYYYYYYYYYYYYYYYY
03A5CBA0 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF YYYYYYYYYYYYYYYYYY
03A5CBB0 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF YYYYYYYYYYYYYYYYYY
03A5CBC0 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF YYYYYYYYYYYYYYYYYY
03A5CBD0 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF YYYYYYYYYYYYYYYYYY
03A5CBE0 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF YYYYYYYYYYYYYYYYYY
03A5CBF0 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF YYYYYYYYYYYYYYYYYY
03A5CC00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC30 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC60 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC70 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CC90 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CCA0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CCB0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CCC0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CCD0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CCE0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CCF0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD30 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD60 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD70 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CD90 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CDA0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CDB0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CDC0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CDD0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CDE0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CDF0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
03A5CE00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 .....
OOB
```

Start of a bad block

OOB

Bad block marker != 0xFF



Demo: DumpFlash for ECC and bad block detections



Reverse engineering Flash memory data



An example of Flash memory layout



Usual structure of NAND Flash memory used for booting up embedded systems:

- The first block is always loaded to address 0x00000000
- When boot loading, code and U-Boot images are read only

The JFFS2 file system is used for read and write:

- When a file is saved, it goes to the JFFS2 file system

Low level initialization of the system

```
ROM:0000178 loc_178          ; CODE XREF: ROM:0000158tj
ROM:0000178          TST     R10, #2
ROM:000017C          BEQ     loc_2EC
ROM:0000180          LDR     R1, =0x56000000 ; S3C2410X_MISCCLR
ROM:0000184          LDR     R0, [R1]
ROM:0000188          BIC     R0, R0, #0xE0000
ROM:000018C          STR     R0, [R1]
ROM:0000190          MOV     R0, R4 ; R4: bytes to send to bus
ROM:0000194          MOV     R1, #0x48000000 ; S3C2410X_BVSCON
ROM:0000198          ADD     R2, R0, #0x34
ROM:000019C          ; CODE XREF: ROM:00001A8tj
ROM:000019C loc_19C          LDR     R3, [R0],#4
ROM:00001A0          STR     R3, [R1],#4 ; R0: bytes to send to bus
ROM:00001A4          CMP     R2, R0
ROM:00001A8          BNE     loc_19C
ROM:00001AC          MOV     R1, #0xFE ; '|'
ROM:00001B0          ; CODE XREF: ROM:00001B4tj
ROM:00001B0          SUBS   R1, R1, #1
ROM:00001B4          BNE     loc_1B0
ROM:00001B8          LDR     R1, =0x56000008 ; S3C2410X_GSTATUS3
ROM:00001BC          LDR     R6, [R1]
ROM:00001C0          MOV     PC, R6

ROM:00000DF5 aNandBootloader DCB "Nand Bootloader(ADAM) 3.2.4",0xA
ROM:00000DF5          DCB " ",0
ROM:00000E16          DCB 0
ROM:00000E17          DCB 0
ROM:00000E18          DCB 0xA
ROM:00000E19 aLoadingUBOOT   DCB "Loading U-BOOT ",0xA
ROM:00000E19          DCB " ",0
ROM:00000E2B          DCB 0
ROM:00000E2C          DCB 0xA
ROM:00000E2D          DCB 0xA
ROM:00000E2E aUBootExit      DCB "U-Boot EXIT",0xA,0
```

This boot loader does low level initialization:

- It loads up the next level boot loader

Note: The image I worked on showed very interesting strings, like the name of the 1st boot loader and some log messages



U-boot boot code

```
30F85504
30F85504
30F85504
30F85504
30F85504 F0 4E 2D E9      bootup
30F85504          STMF0          SP!, {R4-R7,R9-R11,LR}
30F85508 ED 29 00 EB      BL          sub_30F8FCC4
30F8550C 13 1F 00 EB      BL          printenv_setenv_commands
30F85510 00 04 9F E5      LDR         R0, =aBootdelay ; "bootdelay"
30F85514 4D 1C 00 EB      BL          check_env_var
30F85518 00 00 50 E3      CMP         R0, #0
30F8551C 02 40 A0 03      MOVEQ      R4, #2
30F85520 03 00 00 0A      BEQ         loc_30F85534
```

```
30F85524 00 10 A0 E3      MOV         R1, #0
30F85528 0A 20 A0 E3      MOV         R2, #0xA
30F8552C F7 32 00 EB      BL          sub_30F92110
30F85530 00 40 A0 E1      MOV         R4, R0
```

```
30F85534
30F85534          loc_30F85534          ; "bootcmd"
30F85534 E0 03 9F E5      LDR         R0, =aBootcmd
30F85538 44 1C 00 EB      BL          check_env_var
30F8553C 00 90 A0 E1      MOV         R9, R0
30F85540 01 02 A0 E3      MOV         R0, #0x10000000
30F85544 06 30 D0 E5      LDRB        R3, [R0,#6]
30F85548 63 00 53 E3      CMP         R3, #0x63 ; 'c'
30F8554C 00 30 A0 03      MOVHI      R3, #0
30F85550 06 30 C0 05      STRHIB     R3, [R0,#6]
30F85554 05 30 C0 05      STRHIB     R3, [R0,#5]
30F85558 07 30 C0 05      STRHIB     R3, [R0,#7]
30F8555C 06 30 D0 E5      LDRB        R3, [R0,#6]
30F85560 04 00 53 E3      CMP         R3, #4
30F85564 05 00 00 9A      BLS         loc_30F85580
```


```
30F85568 07 30 D0 E5      LDRB        R3, [R0,#7]
30F8556C AC 23 9F E5      LDR         R2, =byte_30F9F930
30F85570 01 30 03 E2      ADD         R3, R3, #1
30F85574 05 10 A0 E3      MOV         R1, #5
30F85578 00 10 C2 E5      STRB        R1, [R2]
30F8557C 07 30 C0 E5      STRB        R3, [R0,#7]
```

After the 1st stage boot loader, there is a next level boot loader that performs various, more complex operations:

- The kernel image and actual file system are placed inside



Custom boot code




U-Boot image header structure


```
168 #define IH_MAGIC      0x27051956 /* Image Magic Number */
169 #define IH_MMLEN     32 /* Image Name Length */
170
171 /*
172  * Legacy format image header,
173  * all data in network byte order (aka natural aka bigendian).
174  */
175 typedef struct image_header {
176     uint32_t  ih_magic; /* Image Header Magic Number */
177     uint32_t  ih_hcrc; /* Image Header CRC Checksum */
178     uint32_t  ih_time; /* Image Creation Timestamp */
179     uint32_t  ih_size; /* Image Data Size */
180     uint32_t  ih_load; /* Data Load Address */
181     uint32_t  ih_ep; /* Entry Point Address */
182     uint32_t  ih_dcrc; /* Image Data CRC Checksum */
183     uint8_t   ih_os; /* Operating System */
184     uint8_t   ih_arch; /* CPU architecture */
185     uint8_t   ih_type; /* Image Type */
186     uint8_t   ih_comp; /* Compression Type */
187     uint8_t   ih_name[IH_MMLEN]; /* Image Name */
188 } image_header_t;
```

The important value in retrieving the whole image file is the image length:

- The header size is 0x40 and the image length is 0x28A03B in this case. This makes total image size 0x28A07B.



Multi-file image



This image has two images inside it with lengths of 0x000E9118 and 0x001A0F17

```
root@test: # mkimage -l Dump-00031800-UBOOT.dmp
Image Name: Mx0004US 03.00 011f Alt
Created: Thu Jan 8 13:01:25 2009
Image Type: ARM Linux Multi-File Image (uncompressed)
Data Size: 2662459 Bytes = 2600.06 kB = 2.54 MB
Load Address: 30108000
Entry Point: 30108000
Contents:
Image 0: 954648 Bytes = 932.27 kB = 0.91 MB
Image 1: 1707799 Bytes = 1667.77 kB = 1.63 MB
```



DumpFlash – Extracting U-Boot images

```
C:\mat\Analysis\NAND Flash\DumpFlash>c:\python27\python DumpFlash.py -U
U-Boot Image found at block 0xc
Magic: 0x27051956
HCRC: 0xa05da14d
Time: 0x496669a5
Size: 0x28a03b
Load: 0x30108000
EP: 0x30108000
DCRC: 0x2975d991
OS: 0x5 <Linux>
Arch: 0x2 <ARM>
Type: 0x4 <Multi-File Image>
Comp: 0x0 <None>
Name: Mx0004US 03.00 011f Alt

Found multi image of length 0xe9118
Found multi image of length 0x1a0f17
Extracting to U-Boot-00.dmp-00
Extracting to U-Boot-00.dmp-01
U-Boot Image found at block 0xcc
Magic: 0x27051956
HCRC: 0xbbaceac7
Time: 0x496669a6
Size: 0xe9118
Load: 0x30108000
EP: 0x30108000
DCRC: 0x2855374a
OS: 0x5 <Linux>
Arch: 0x2 <ARM>
Type: 0x2 <OS Kernel Image>
Comp: 0x0 <None>
Name: Mx0004US 03.00 011f

Extracting to U-Boot-01.dmp-00
```



Mounting RAMdisk image

```
root@test:~# file 02.decompressed.img
02.decompressed.img: Linux rev 1.0 ext2 filesystem data, UUID=42ba98f4-ee44-494e
-bddf-22d139c313b8
```

```
root@kali:~# modprobe mtdram total_size=65536
root@kali:~# modprobe mtdblock
```

```
root@test:~# dd if=02.decompressed.img of=/dev/mtdblock0
16384+0 records in
16384+0 records out
8388608 bytes (8.4 MB) copied, 0.0928797 s, 90.3 MB/s
```

When image 0 looks like a code file, image 1 has more interesting contents:

- You can identify that it is gzip compressed
- After decompression, if you run the *file* command on the file, it shows that the file is an ext2 file system file



Mounting RAMdisk image

```
root@test:~# mount /dev/mtdblock0 /tmp/mtd -t ext2
root@test:~# ls -la /tmp/mtd
total 51
drwxr-xr-x 17 root root 1024 Jan 8 2009 .
drwxrwxrwt 10 root root 4096 Jun 10 08:46 ..
drwxr-xr-x. 2 root root 2048 Jan 8 2009 bin
drwxr-xr-x. 2 root root 1024 Jan 8 2009 boot
drwxr-xr-x. 5 root root 4096 Jan 8 2009 dev
drwxr-xr-x. 3 root root 1024 Jan 8 2009 etc
drwxr-xr-x. 2 root root 1024 Jan 8 2009 home
drwxr-xr-x. 2 root root 1024 Jan 8 2009 initrd
drwxr-xr-x. 3 root root 1024 Jan 8 2009 lib
lrwxrwxrwx. 1 root root 11 Jan 8 2009 linuxrc -> bin/busybox
drwx----- 2 root root 12288 Jan 8 2009 lost+found
drwxr-xr-x. 5 root root 1024 Jan 8 2009 mnt
drwxr-xr-x. 2 root root 1024 Jan 8 2009 proc
drwxr-xr-x. 2 root root 1024 Jan 8 2009 root
drwxr-xr-x. 2 root root 2048 Jan 8 2009 sbin
drwxr-xr-x. 2 root root 1024 Jan 8 2009 sys
drwxr-xr-x. 4 root root 1024 Jan 8 2009 usr
drwxr-xr-x. 2 root root 1024 Jan 8 2009 var
```

After pushing the image, you can mount the MTD block device using the mount command and browse and modify the file



mkimage information for the 2nd U-Boot image

```
root@test:~# mkimage -l Dump-00349800-UBOOT.dmp
Image Name:   Mx0004US 01.00 011
Created:     Mon Mar 31 11:30:37 2008
Image Type:  ARM Linux Kernel Image (uncompressed)
Data Size:   953052 Bytes = 930.71 kB = 0.91 MB
Load Address: 30108000
Entry Point: 30108000
```

```
00002F90 6F 72 6D 61 74 20 28 65 72 72 3D 32 29 00 00 00  ormat (err=2)...
00002FA0 6F 75 74 20 6F 66 20 6D 65 6D 6F 72 79 00 00 00  out of memory...
00002FB0 69 6E 76 61 6C 69 64 20 63 6F 6D 70 72 65 73 73  invalid compress
00002FC0 65 64 20 66 6F 72 6D 61 74 20 28 6F 74 68 65 72  ed format (other
00002FD0 29 00 00 00 63 72 63 20 65 72 72 6F 72 00 00 00  )...crc error...
00002FE0 6C 65 6E 67 74 68 20 65 72 72 6F 72 00 00 00 00  length error....
00002FF0 55 6E 63 6F 6D 70 72 65 73 73 69 6E 67 20 4C 69  Uncompressing Li
00003000 6E 75 78 2E 2E 2E 00 00 20 64 6F 6E 65 2C 20 62  nux.... done, b
00003010 6F 6F 74 69 6E 67 20 74 68 65 20 6B 65 72 6E 65  ooting the kerne
00003020 6C 2E 8A 01 1F 8B 08 00 9F A8 B4 47 02 03 EC BD  l....Y'G..i%
00003030 0F 7C 94 C5 9D 3F 3E CF FE 09 21 89 B0 21 89 86  .|"A.>Ip.!%!t
00003040 24 CA E6 8F 1A 35 B6 4F 20 68 8A 51 17 8C 15 25  $E..5QO hSQ.E.%
00003050 6D 17 09 4A 2D D5 00 C1 62 8B 1A 21 B6 B4 C7 5D  m..J-Ö.Áb<.!P[C]
00003060 97 24 40 C4 A8 91 84 3F 22 BA AB 62 4B 3D 7A C7  -$@Ä"¿?"°«bK=zÇ
00003070 B5 78 A5 96 B6 8F 82 96 5A 7A 87 8A 95 F3 B8 76  µx¥=¶.,-Zz#Š+ó,v
00003080 FF FO 5C 22 CB 59 7A A5 3D DA A2 FB 7B BF 67 66  y8)"EYz¥=Üú{çgf
00003090 93 4D 08 A8 D5 DE 9F DF 77 9F BC 26 CF 3C B3 F3  `M..ÖbYBwY&I<°ó
000030A0 F7 33 33 9F F9 CC 67 3E 9F CF 08 2B 14 79 4D 84  +33YüIg>Yi.+yM,
000030B0 62 E2 58 69 E4 16 21 E2 42 4C 89 B5 88 90 F3 53  báXiä.!áBLµ'.óS
000030C0 42 64 7D 51 7E 5F 1E 9B 87 EF EB F1 5D 8E EF CA  Bd)Q~_>+iëñ]ŽiĚ
```

Start of gzipped kernel image

IDA loads this image up without any issues. There are no hidden images.

- Unfortunately the code shown by IDA is the bootstrapping code that decompresses following the gzipped kernel image
- To identify the start of the kernel image, search for the gzip image magic value (0x8b1f)



Kernel image disassembly

Functions ...

Function name

- sub_C0215BFC
- sub_C0216B34
- sub_C0216BFC
- sub_C0216D38
- sub_C0216E1C
- sub_C02170CC
- sub_C0217638
- sub_C02176FC
- sub_C02177E0
- sub_C02177F4
- sub_C0217C74
- sub_C0218084
- sub_C0218260
- sub_C02183A4
- sub_C021846C
- sub_C0218958
- sub_C0218DE8
- sub_C02191B8
- sub_C0219884

Line 346 of 871

Graph over...

```
; Attributes: bp-based frame
sub_C0217C74
var_2C = -0x2C
arg_0 = 4
arg_4 = 8
MOV     R12, SP
STMFD  SP!, {R4-R12,LR,PC}
SUB     R11, R12, #4
SUB     SP, SP, #4
LDR     R12, [R11,#arg_4]
MOV     R10, R0
MOV     R0, R12, LSR#12
CMP     R0, #0x30000
MOV     R7, R1
MOV     R8, R2
STR     R3, [R11,#var_2C]
BCC     loc_C0217CB8

LDR     R3, =dword_C01F7414
LDR     R3, [R3]
ADD     R3, R3, #0x30000
CMP     R0, R3
BCC     loc_C0217CCC
```

100.00% (81,-11) (505,198) 0005FC7C C0217C7C: sub_C0217C74+8



Demo: Extracting and analyzing U-Boot code




JFFS2 erase marker location from a page and spare column bytes

```
00SE1A00 85 19 02 E0 46 00 00 00 96 33 FE 32 81 00 00 00 ...àF...-3p2....
00SE1A10 56 00 00 00 B6 21 00 00 00 00 00 00 00 00 00 00 V...¶!.....
00SE1A20 D7 50 0C 46 D7 50 0C 46 13 CF 05 53 00 00 00 00 *P.F*P.F.Ï.S....
00SE1A30 02 00 00 00 02 00 00 00 00 00 00 DA 97 40 2C .....Ù-ø,
00SE1A40 7C 61 97 98 03 04 FF FF 85 19 02 E0 44 00 00 00 |a~".ÿÿ...àd...
00SE1A50 1D FB F7 98 F8 04 00 00 54 00 00 ED 41 00 00 .ù~"ø...T...iA..
00SE1A60 F4 01 01 00 00 00 00 B5 B1 27 47 B5 B1 27 47 ô.....µ±!Gµ±G
00SE1A70 15 CF 05 53 00 00 00 00 00 00 00 00 00 00 00 00 .I.S.....
00SE1A80 00 00 00 00 00 00 00 80 C6 6C 64 85 19 02 E0 .....eEld...à
00SE1A90 44 00 00 00 1D FB F7 98 F9 04 00 00 53 00 00 00 D.....ù~"ù...S...
00SE1AA0 ED 41 00 00 F4 01 01 00 00 00 00 B5 B1 27 47 iA..ô.....µ±!G
00SE1AB0 B5 B1 27 47 15 CF 05 53 00 00 00 00 00 00 00 00 µ±!G.I.S.....
00SE1AC0 00 00 00 00 00 00 00 00 00 00 72 83 05 8F .....rf...
00SE1AD0 85 19 02 E0 CF 02 00 00 49 1E 2B A1 F1 02 00 00 ...àÏ...I.+;Ï...
00SE1AE0 02 00 00 ED 81 00 00 00 00 00 C8 02 00 00 ....i.....È...
00SE1AF0 3A 00 00 00 3A 00 00 00 3A 00 00 00 00 00 00 00 :.....
00SE1B00 8B 02 00 00 C8 02 00 00 06 00 00 00 BB 12 12 DA <...È.....»...Ù
00SE1B10 C5 8E 2D 1F 78 5E 32 68 62 3A 62 D0 C4 64 B8 80 Ìi-.x^2hb:bDÀd,e
00SE1B20 99 89 91 89 89 CD D0 C2 C2 00 08 38 D9 58 B5 F9 ""%`t%ÍDÀÀ..SÜXù
00SE1B30 98 99 64 59 19 0C 54 0C 95 0C F8 D8 98 43 59 B8 ""dY..T.*.øø"CY,
00SE1B40 84 D9 95 7C 23 80 D2 4A 06 02 20 BE 2E 33 27 03 ,ù+|#eòJ..X.3'.
00SE1B50 13 23 03 47 59 C5 F6 6E 03 05 71 5E 03 53 03 73 .#.GYÀön..q`.S.s
00SE1B60 43 4B 23 03 53 4B 53 83 28 09 7E 23 43 A0 39 86 CK#.SKSf(.~#C 9t
00SE1B70 40 08 06 51 06 86 86 FA 06 3C 10 73 58 C1 C6 18 Ø..Q.ttú.<.sXÀE.
00SE1B80 F0 82 78 DC C2 6C 4A A1 C1 AE 41 C8 86 32 81 0C ô,xUÀ1J;ÀøAè+2..
00SE1B90 DD D3 6E D0 38 1F A8 86 53 AB CD A3 ED 3B 2F 23 YónD8."t«Ïi;/#
00SE1BA0 23 23 2B 03 73 63 2F 83 41 63 27 53 63 23 C3 CB ##+.sç/fac'Sc#ÀÈ
00SE1BB0 C9 9F 8D C5 67 07 CF 56 DE 71 6B 5B CF 91 6C 96 ÉY.Àg.IVbqk[Ï\1-
00SE1BC0 10 7D FD 27 C2 41 AA 82 97 24 A7 9D 9A B3 F9 FD .)ÿcÀA*,-$S.ÿúý
00SE1BD0 B5 C6 23 27 2A 19 0F 3E 8B 38 29 E9 78 27 A7 AC µE#!"*.>8)éx'S-
00SE1BE0 F6 D8 E1 9E DF DE 35 BE 97 15 D4 4D 8D 52 BF D4 ôøáZß.5%-ÔM.RçÔ
00SE1BF0 19 CF F8 B9 73 C6 F7 47 33 2E 73 AB 3F F2 6F 8E .ÏøtsE+G3.s«?òoZ
00SE1C00 96 9A 59 FF FF FF FF 85 19 03 20 08 00 00 00 -ÿYyyyyy... ..
```

Identifying the JFFS2 file system from the raw NAND Flash image is relatively easy

Usually JFFS2 puts specialized *erasemarkers* inside the spare column of each page



Mounting JFFS2 file system using a MTD

```
root@kali:~# modprobe mtdram total_size=65536
root@kali:~# modprobe mtdblock
root@kali:~# modprobe jffs2
```

```
root@kali:~# dd if=jffs2.dmp of=/dev/mtdblock0
119328+0 records in
119328+0 records out
61095936 bytes (61 MB) copied, 0.899118 s, 68.0 MB/s
root@kali:~# mount /dev/mtdblock0 /tmp/jffs2 -t jffs2
```

```
root@kali: /tmp/jffs2
root@kali: /tmp/jffs2# ls -la
total 949
drwxr-xr-x 18 root root      0 Dec 31 1969 .
drwxrwxrwt  6 root root 4096 Mar  2 20:17 ..
drwxr-xr-x  2 root root      0 Dec 31 1969 bin
drwxr-xr-x  2 root root      0 Mar  9 2007 boot
drwxr-xr-x  5 root root      0 Dec 31 1969 dev
drwxr-xr-x  6 root root      0 Nov 29 1999 etc
drwxr-xr-x 10 root root      0 May 12 2008 home
drwxr-xr-x  2 root root      0 Mar  9 2007 initrd
drwxr-xr-x  4 root root      0 Dec 31 1969 ipkg
drwxr-xr-x  4 root root      0 Dec 31 1969 lib
-rwx----- 1 root root 966656 Jan  8 2009 linux-0x330000-Mx000403.img.tmp
lrwxrwxrwx  1 root root      0 Dec 31 1969 linuxrc -> bin/busybox
drwxr-xr-x 11 root root      0 Dec 31 1969 snt
drwxr-xr-x  2 root root      0 Mar  9 2007 proc
drwxr-xr-x  6 root root      0 Dec 31 1969 root
drwxr-xr-x  2 root root      0 Dec 31 1969/sbin
drwxr-xr-x  2 root root      0 Mar  9 2007 s99
lrwxrwxrwx  1 root root      0 Dec 31 1969 tmp -> /var/tmp
drwxr-xr-x  5 root root      0 Jan 30 2009 usr
drwxr-xr-x  2 root root      0 Mar  9 2007 var
root@kali: /tmp/jffs2#
```

First, you need to create a MTD device:

- Load related Linux kernel modules like mtdram, mtdblock and JFFS2. This creates a MTD device on the system.

After successful mounting, you can navigate and modify the file system on the fly



Writing JFFS2 data

1. Dump mtdblock data to a file

```
dd if=/dev/mtdblock0 of=mtdblock0.dmp  
bs=512
```

2. Program memory at JFFS2 location

- *python DumpFlash.py -w -b 135 0xffffffff -O
mtdblock0.dmp*


```
root@test:~# dd if=/dev/mtdblock0 of=mtdblock0.dmp bs=512  
131070+0 records in  
131070+0 records out  
67107840 bytes (67 MB) copied, 2.90779 s, 23.1 MB/s
```



Demo: JFFS2 manipulation



SMT Re-soldering



After modifying the raw data and writing it back to the Flash memory, re-solder the chip:

- The re-soldering process is not very different from standard SMT soldering
- SMT was originally developed for the automatic soldering of PCB components
- The chips are usually small and the pitch of the pins is also relatively small
- Soldering these chips to the PCB manually is challenging, but not *impossible*
- There are many different methods, but I placed the chip on the pin location and heated the pins using the soldering iron

Bridge & damaged pins




There are many pitfalls with SMT soldering and one of the big issues is bridging:

- The pitch for NAND flash TSOP48 model is 0.5 mm (which is extremely small). The solder can go over multiple pins and create shorts

One of the big problems with re-soldering is possible damage to the board:


- Excessive heat is applied during de-soldering and it can damage the PCB board
- Be extra careful when you re-solder the chips!
- Luckily, with Flash memory, many pins are not used. If the damaged patterns are not used, then the chips operate normally
- Check with the chip datasheet to see if damaged patterns are used




Demo: Re-soldering



Making a development board – TSOP48 socket




Making a development board – TSOP48 socket




Tough to solder manually on the board

Making a development board – the hack option






Flat flex cable to breakout board




Making a development board – the hack option



Making a development board - bidirectional



Tamper detection




Full verifone kit, including full modified offline sof...



Advertisement from a modded POS device seller

Source: dailymotion


Tamper Detection




Tamper detection




Tamper detection




Tamper detection




Tamper detection



Tamper detection



Tamper detection



Does security by obscurity work?

The SDK is not publicly available

- To access the SDK, you need to have training (which is expensive)
- There is demand on the underground market for tampered devices

Does security by obscurity work here?

- Even without access to the SDK, it is possible to tamper with the device by directly accessing NAND flash memory
- The internal system is plain embedded Linux system, nothing special
- Do we really have a good way to detect tampered devices?



Conclusion

Interacting directly with Flash memory is useful when JTAG can't be used:

- This is increasingly relevant as vendors obfuscate or remove JTAG interfaces to protect their intellectual property
- By directly interacting with the low level Flash memory interface, you can access data that sometimes can't be retrieved otherwise
- USB stick low data investigations – do they clean up all remaining data when you format or erase the files?

The de-soldering method is referred to as destructive, but it is still possible to re-solder the chip to the system using SMT soldering methods:

- There is more chance of damaging the circuit board, but the chance of success is still high enough



Conclusion

There are many factors when extracting, modifying and reconstructing a bare metal image with your modification like ECC, bad blocks and JFFS2 erasemarkers:

- You might try to modify code from many places like the boot loaders, the kernel or the JFFS2 root image

Tamper detection can be sometimes security by obscurity:

- Easily defeated by modifying software components



Credits

Original design of NAND reader/writer

SpriteMod

NANDTool

SpriteMod and Bjoern Kerlers

